Synthesis and Testing of Reversible Multiplier

M. Sirisha¹ and V. Preethi³

Department of Electronics and Communication Engineering, Vignan's Lara Institute of Technology and Science, Vadlamudi, India

Abstract—Reversible logic is emerging as a promising computing paradigm having its applications in low power VLSI design, quantum computing, nanotechnology, and optical computing. In this paper, a new 4×4 reversible gate termed as SPT gate is proposed, suitable for synthesizing reversible combinational circuits. SPT can also work singly as a reversible full adder with only two garbage outputs. A 4×4 multiplier synthesized using SPT gates is found to have minimum number of garbage outputs when compared to the multiplier designed with Peres gates. Stuck-at fault (SAF) model is widely used for testing conventional CMOS circuits and new fault models, namely single missing-gate fault (SMGF), repeated-gate fault (RGF), partial missing-gate fault (PMGF), and multiple missing-gate fault (MMGF) have been found to be more suitable for modeling defects in quantum gates. In this paper it is shown that in an $(n \times n)$ reversible circuit implemented with SPT gates, addition of only one extra control line along with duplication of each gate yields an easily testable design, which admits a universal test set of size (n+1) that detects all SMGFs, RGFs, PMGFs, and MMGFs in the circuit.

Keywords— Multiplier, Fault Models, Reversible Logic, Testable Design, Universal Test Set

I. INTRODUCTION

In VLSI circuit design, where power dissipation plays an important role, there has been an increasing trend of packing more and more logic elements into smaller and smaller volumes and clocking them with higher frequencies. Reversible logic is emerging as a promising computing paradigm having its applications in low power VLSI design, quantum computing, nanotechnology, and optical computing [3],[4],[5],[6].The logic elements are normally irreversible in nature and according to [1] Landauer's principle irreversible logic computation results in energy dissipation due to power loss. This is because, erasure of each bit of information dissipates at least KTln2 joules of energy, where K is Boltzmann's constant and T is the absolute temperature at which the operation is performed. By 2020 this will become a substantial part of energy dissipation, if Moore's law continues to be in effect. Feynman and Bennet realized this particular problem of VLSI designing in 1970s. In 1973 Bennet [2] had shown that energy dissipation problem of VLSI circuits can be circumvented by using reversible logic.

A.V.N. Tilak

Department of Electronics and Communication Engineering, VR Siddartha Engineering College Vijayawada, India

This is because reversible computation does not require erasing of any bit of information and consequently it does not dissipate any energy for computation. Reversible computation requires reversible logic circuits and synthesis of reversible logic circuits differs significantly from its irreversible counter part because of different factors [4]. In an n-output reversible gate, the output vectors are permutations of the numbers 0 to (2n - 1). Logic synthesis using reversible gates should have [14] minimum number of reversible gates and constant inputs, and produce less garbage outputs.

Reduction of these parameters is the bulk of the work in reversible circuit design. Reversible circuits for different purposes e.g. half adder, full adder and multiplier [12], [13], [8] have been proposed recently. Among these reversible circuits, multiplier circuits are of special importance because of the fact that they are the integral components of every computer system, cellular phone and most digital audio/video devices. It is important for every processor to have a high-speed multiplier. Multiplier circuits essentially have two components: partial product generator and parallel full adder. In this paper, we aim to provide a testable design for a reversible full adder and multiplier with optimized garbage outputs and constant inputs.

The rest of the paper is organized as follows: In section 2, the details of the SPT gate and its use as full adder are given. Different fault models are described in section 3. Testable design of the gate for detecting stuck-at and missing-gate faults using universal test vector is provided in section 4. Section 5 gives the synthesis of multiplier with SPT gate. The CMOS realization of SPT gate is given in section 6. The results are given in section 7 and finally section 8 concludes the paper.

II. SPT GATE

Testing of a reversible circuit, in general, turns out to be relatively simpler compared to that of non-reversible logic because of inherent ease of controllability of logic states and observability of errors. Another important property that expedites the test generation process is the fact that back tracking is straightforward and always yields a unique vector at the input.

The block schematic of SPT gate shown in figure 1 is having 4 inputs and 4 outputs. The quantum representation and full adder block using this gate are also shown in the figure.



Fig. 1. SPT Gate (a) Block schematic, (b) Quantum implementation, and (c) As full adder block

The quantum cost of SPT gate is 6. If input D=0 then this gate acts as a full adder. Figure 2 shows quantum representation of full adder using SPT gate.





III. FAULT MODELS

Several fault models for SPT gate and their detection by using universal test vector are explained in this section. These are Stuck-at Fault (SAF), Single Missing-Gate Fault (SMGF), Repeated-Gate Fault (RGF), Partial Missing-Gate Fault (PMGF), and Multiple Missing-Gate Fault (MMGF) models.

A. Stuck-at Faults (SAF)

A stuck-at fault is a particular fault model used by fault simulator tools to mimic a manufacturing defect within a reversible circuit. Individual signals and pins are assumed to be stuck at logical '1' or '0'. For example, an output is tied to a logical 1 state during test generation to assure that a manufacturing defect with that type of behavior can be found with a specific test pattern. Likewise the output could be tied to a logical 0 to model the behavior of a defective circuit that cannot switch its output. Not all faults can be analyzed using the stuck-at fault model. Figures 3(a) and 3(b) shows the examples for stuck-at 1 and stuckat 0 faults respectively.



Fig. 3. (a) Stuck-at 1 fault and (b) Stuck-at 0 fault

B. Single Missing-Gate Faults (SMGF)

A single missing-gate fault [5] is defined as a complete disappearance of one CNOT gate from the circuit. The physical justification for a SMGF is that the pulse(s) implementing the gate operation is (are) short, missing, misaligned or mistuned. Figure 4 shows the SMGF, where the first 2-CNOT gate is missing.





SMGF is detected by setting logic 1 value on all the control inputs of the gate, and any value, either 0 or 1 on the target input as well as on the wires not connected to the gate. In the example of figure 3, if we apply {A,B,C,D} = {1,1,1,0} at the input of the circuit, the normal output would be {P,Q,R,S} = {1,1,1,1}, whereas, in the presence of the SMGF fault marked by the dotted box, the output will be {P,Q,R,S} = {1,1,1,0}. The number of possible SMGFs is equal to the number of gates in the circuit.

C. Repeated-Gate Faults (RGF)

A repeated-gate fault (RGF) is an unwanted replacement of a k-CNOT gate by several instances of the same gate [5]. An RGF may be needed to model the occurrence of long or duplicated pulses. Figure 5 shows an example, where first gate is repeated in the circuit. The effect of this fault is thus same as that of an SMGF at the first 2-CNOT gate in the original circuit.



Fig. 5. Repeated-gate fault

If we apply $\{A,B,C,D\} = \{1,1,1,0\}$, the normal output would be $\{P,Q,R,S\} = \{1, 1,1,1\}$, whereas, in the presence of the above RGF marked by the dotted box, the output will be $\{P,Q,R,S\} = \{1,1,1,0\}$. Hence, it is detected by the vector $\{A, B, C, D\} = \{1, 1, 1, 0\}$. It is clear that if a RGF replaces a gate by even number of instances of the same gate, its effect is similar to the effect of the SMGF with respect to the same gate. If the RGF replaces a gate by odd number of instances of the same gate, the fault is redundant, i.e., it does not change the function of the circuit. Further, it has been shown that any SMGF test set detects all detectable RGFs [5].

D. Partial Missing-Gate Faults (PMGF)

This is used to model the defects resulting from the partially misaligned or mistuned gate pulses [5]. It changes a *k*-CNOT gate into a *p*-CNOT gate, with p < k. The corresponding fault is called as $(k - p)^{th}$ order PMGF. Fig. 6 shows a first-order PMGF. An SMGF can be seen as a 0-order PMGF.



Fig. 6. Partial missing-gate fault

E. Multiple Missing-Gate Faults (MMGF)

This is defined as complete disappearance of two or more consecutive k- CNOT gates from the circuit. In the circuit of figure 7, it is shown that the circuit has an MMGF marked by the dotted box. This fault is detected by the vector $\{A, B, C, D\} = \{1,1,1,1\}$.



Fig. 7. Multiple missing-gate fault

IV. TESTABLE DESIGN FOR DETECTING FAULTS An exact ATPG scheme has been reported

earlier [5] that generates test vectors for various types of missing gate faults discussed above. The universal test vector for testing a reversible gate is given below.

$$S_U = \begin{pmatrix} x_1 & x_2 & \dots & x_n & c_x \\ 0 & 1 & \dots & 1 & 1 \\ 1 & 0 & \dots & 1 & 1 \\ \dots & \dots & \dots & \dots & 1 \\ 1 & 1 & \dots & \dots & 0 & 1 \\ 1 & 1 & \dots & 1 & 0 \end{pmatrix}$$

To detect all PMGFs by a universal test set, adding one wire and duplicate k-CNOT gates augments the original reversible circuit. A first-order PMGF affecting the jth control input can be detected by setting 0 at the jth control input and 1 at all the other control inputs. For such a vector, the fault-free and the faulty gate will produce different values on the target node. Therefore, to detect all first order PMGFs in a k-CNOT gate as shown in figure 8, we will have to apply the following k test vectors $\{x1 \ x2 \ ... \ xj \ ... \ xk\}$, $(0 \ 1... \ 1... \ 1... \ X)$, $(1 \ 0... \ 1... \ 1... \ X)$... $(1 \ 1... \ 1... \ 0 \ ... \ X)$ at the input level, where X, applied to the target input may be 0 or 1.



Fig. 8. (a) A k-CNOT gate and (b) Augmented CNOT gate



Fig. 9. Augmented SPT gate

Figure 9 shows the augmented reversible SPT gate. An $(n \times n)$ reversible circuit R of depth d is built with a cascade of k-CNOT gates. While the above k test vectors applied at the inputs to R are guaranteed to detect all PMGFs at the first CNOT gate, they may not detect a PMGF at a CNOT gate lying at a subsequent level, as the vectors change when they propagate through various levels. However, if we are able to produce the same k patterns at the inputs of each CNOT gate lying at all other levels, then all PMGFs of first order can be detected in the reversible circuit. To restore the test patterns at each level, we augment a k-CNOT gate is repeated consecutively, and one additional control input cx is added.

By using the proof proposed in [5] and given below, all the stuck-at-faults and missing-gate faults can be detected. The target output T1 of the augmented gate is equal to the target input t when cx =1.This can be explained as follows: The output of the target line

$$T = t \oplus (x1.x2...xj..xk)$$

after augmentation, the target output T1 when cx = 1 is given by

 $\begin{array}{rcl} T1 &=& T & \oplus & (1.x1\ldots x2\ldots xj\ldots xk) &=& T & \oplus \\ (x1.x2\ldots xj\ldots xk) &=& t & \oplus & (x1.x2\ldots xj\ldots xk) & \oplus \\ (x1.x2\ldots xj\ldots xk) &=& t \end{array}$

V. REVERSIBLE MULTIPLIER WITH SPT GATE

Most of the existing reversible multiplier circuits [13], [10], [14], [8], [11] are counterpart of the conventional multiplier circuit proposed by Maaz [16]. Figure 10 illustrates a 4×4 multiplication process. The multiplier structure is based on generating all partial products in one step and then summing their partial products using binary tree network. Therefore, it has the following two components: reversible partial product generation circuit (PPGC) and reversible parallel adder circuit (PAC). The combination of both PPGC and PAC gives the multiplier circuit which is shown in figure 11. The partial products can be generated in parallel using 16 SPT gates. Because of its lower hardware complexity, we use SPT gate instead of other reversible gates. This structure is proposed in [15].

			a3	a2	a1	a0
		×	b3	b2	b1	b0
			a3b0	a2b0	a1b0	a0b0
		a3b1	a2 b1	albl	a0b1	
	a3b2	a2b2	a1b2	a0b2		
a3b3	a2 b3	a1b3	a0b3			



Fig. 10. Illustration of 4×4 multiplication operation





Fig. 11. A 4-bit reversible SPT multiplier (a) Partial-product generation section and (b) Parallel adder section

VI. CMOS REALIZATION OF SPT GATE

To validate the design using transistors, the reversible SPT logic gate is realized in CMOS. Figure 12 shows the transistor level implementation of the SPT gate using 40 transistors. In order to implement a 4×4 multiplier shown in figure 11 using transistors, the circuit shown in figure 12 must replace each gate of the circuit.



Fig. 12. CMOS realization of SPT gate

VII. RESULTS

The performance parameters like gate count, quantum cost, and number of garbage outputs obtained for the SPT reversible multiplier circuit shown in figure 11 is compared with those of other multiplier circuits available in the literature. The values are tabulated in table 1. The stuck-at and missing-gate faults in the proposed SPT gate are studied and the number of test vectors required for detecting these faults is obtained by applying the universal test vector. The universal test set is directly found without the need for running ATPG. The power and delay are obtained at 1MHz operating frequency using Xilinx 12.1 and are found to be 2.65W, 5.847ns and 19.206W, 12.546ns for the SPT gate and multiplier respectively. All the stuck-at and missinggate faults for the SPT gate are tested with 100% fault coverage. For the multiplier all the single missing-gate faults are tested with 100% fault coverage. The performance parameters of various multiplier circuits are tabulated in table 1.

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 Advanced Signal Processing and Integrated Circuits

S.No.	Reversible multiplier circuit	Gate count	Quantum cost	Garbage outputs
1.	Proposed	28	168	40
2.	Islam et. al. [14]	94	140	52
3.	Shams et. al. [9]	138	195	56
4.	Thapliyal and Srinivas[8]	138	209	58

TABLE I. COMPARISON OF PERFORMANCE PARAMETERS OF VARIOUS MULTIPLIER CIRCUITS

CONCLUSIONS

A new gate called SPT gate is proposed and a 4×4 multiplier is synthesized using this gate. The gate is implemented with CMOS transistors and various performance parameters such as gate count, quantum cost, and numbers of garbage outputs are measured for the multiplier. A comparison of these parameters with the available reversible multiplier circuits shows that the proposed multiplier realized with SPT gates gives optimum values of these parameters. This work also presents a design-for-testability technique for testing stuck-at and missing-gate faults. The technique derives a universal test set of length (n+1) for detecting all partial, single, and multiple missing-gate faults along with all detectable repeated-gate faults and stuck-at faults. All SMGFs are tested for a 4×4 reversible SPT multiplier with 100% fault coverage.

REFERENCES

- [1] Merkle R.C, (1993) "Reversible electronic logic using switches. Nanotechnoloy", 4. pp21-40.
- [2] Merkle R. C, (1993) "Two types of mechanical reversible logic. Nanotechnology", 4. pp114-131.
- [3] Merkle R. C. & K. E. Drexler, (1996) "Helical logic. Nanotechnoloy", 7. pp325-339.
- [4] Nielsen M. & Chuang I, (2000) "Quantum Computation and Quantum Information", Cambridge University Press.
- [5] Landuer R, (1961) "Irreversibility and heat generation in the computing process", IBM J. Res. Dev, vol. 5, pp183-191.
- [6] Bennett C.H, (1973) "Logical reversibility of computation", IBM J. Res. Dev, vol. 7, no. 6, pp525-532.
- [7] Islam M.S, Rahman M.M, Z.Begum & M.Z. Hafiz,(2009) "Low cost quantum realization of reversible multiplier circuit", Information Technology Journal, vol. 8, no. 2, pp208-213.
- [8] Babu H.H. & Chowdhury A.R, (2009) "Design of a compact reversible binary coded decimal adder circuit", J. Systems Archi., vol. 52, pp 272-282.
- [9] Haghparast M, Mohammadi M, Navi K & Eshghi M, (2009) "Optimized reversible multiplier circuit", Journal of circuits, systems and computers, vol. 18, pp1-13.
- [10] Thapliyal H. & Srinivas M.B, (2006)"Novel reversible multiplier architecture using reversible TSG gate", IEEE Int. Conf. Computer Systems and Applications, pp100-103.
- [11] Chuang M. & C. Wang, (2008) "Synthesis of reversible sequential elements", JETC, vol. 3, pp19.1-19.19.
- [12] Haghparast M. & K. Navi, (2008)"A Novel reversible BCD adder for nanotechnology based systems", Am. J. Applied Sciences, Washington D.C, vol. 5, pp282-288,
- [13] Maaz M.B, Abu-Shama E. & Bayoumi M, (2010) "A fast and low power multiplier architechture", Proceedings of Midwest symposium on circuits and systems, USA, pp53-5.
- [14] Mahammad S.N. & Veezhinathan K, (2010) "Constructing online testable circuits using reversible logic", IEEE Transactions on Instrumentation and Measurement, 59(1):101–109, Jan.

- [15] Shams M., Haghparast M., Navi K, (2008) "Novel reversible multiplier circuit in nanotechnology", World Appl. Sci. J., vol. 3, pp806-813.
- [16] Polian I, Hayes J., P, Fienn T., & Becker B,(2005) "A family of logical fault models for reversible circuits", ATS, Kolkata, India, pp422-427.



M.Sirisha, completed B.Tech from Nalanda Institute Of Engineering And Technology in 2006 and M.Tech from Gudlavalleru Engineering College in 2011.

Presently working in Vignan's Lara Institute of Technology And Science, Vadlamudi. Intrested subjects are VLSI and EMBEDDED SYSTEMS.



Dr.A.V.N.Tilak, obtained Master's degree from Indian Institute of Technology, Kanpur and Ph.D. from Indian Institute of Technology, Madras during 1984 and 1997 respectively. He is a

Member of IEEE, Fellow of Institution of Electronics and Telecommunication Engineers, India, and Life Member of Indian Society for Technical Education.

